

# YK130P04-D5

## P-Channel Enhancement Mode Field Effect Transistor



康比電子  
HORNBY ELECTRONIC

### General Description



The YK130P04-D5 uses advanced trench technology and design to provide excellent RDS(ON) with low gate charge. This device is well suited for high current load applications.

### Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

### Features

- $V_{DS} = -40V, I_D = -49A$   
 $R_{DS(ON)} < 20m\Omega @ V_{GS} = -4.5V$   
 $R_{DS(ON)} < 13m\Omega @ V_{GS} = -10V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high EAS
- Excellent package for good heat dissipation



### Package Marking and Ordering Information

Device Marking	Device	Device Package	Quantity
130P04	YK130P04-D5	PDFN5×6-8L	5000 pcs / Tape & Reel

### Absolute Maximum Ratings ( $T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DSS}$	-40	V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$	V
Drain Current-Continuous $V_{GS} = -4.5V, @T_A = 25^\circ C$	$I_D$	-49	A
Pulsed Drain Current (Note 2、4)	$I_{DM}$	-268	A
Maximum Power Dissipation @ $T_A = 25^\circ C$	$P_D$	50	W
Single pulse avalanche energy (Note 3)	EAS	125	mJ
Operating Junction and Storage Temperature Range	$T_J$	-55 ~ +150	$^\circ C$

### Thermal Characteristics

Thermal Resistance Junction-to-Air (Note1)	$R_{\theta JA}$	96	$^\circ C/W$
--	-----------------	----	--------------


Electrical Characteristics ( $T_A=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=-250\mu A$	-40	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-32V, V_{GS}=0V$	-	-	-1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_{DS}=-250\mu A$	-1	-1.4	-2.5	V
Drain-Source On-State Resistance (Note 2)	$R_{DS(on)}$	$V_{GS}=-10V, I_D=-15A$	-	-	13	m $\Omega$
		$V_{GS}=-4.5V, I_D=-10A$	-	-	20	
<b>Dynamic Characteristics</b>						
Input Capacitance	$C_{iss}$	$V_{GS}=0V$ $V_{DS}=-25V$ $f=1.0MHz$	-	3940	-	pF
Output Capacitance	$C_{oss}$		-	262	-	
Reverse Transfer Capacitance	$C_{rss}$		-	237	-	
<b>Switching Characteristics</b>						
Turn-on Delay Time	$T_{d(on)}$	$V_{DD}=-15V$ $V_{GS}=-10V$ $R_G=3.3\Omega, R_L=15\Omega$ $I_D=-1A$	-	40		ns
Turn-on Rise Time	$T_r$		-	35		
Turn-Off Delay Time	$T_{d(OFF)}$		-	100		
Turn-Off Fall Time	$T_f$		-	9.6		
Total Gate Charge	$Q_g$	$V_{DD}=-32V$ $V_{GS}=-10V$ $I_D=-50A$	-	67.5	-	nC
Gate-Source Charge	$Q_{gs}$		-	16	-	
Gate-Drain Charge	$Q_{gd}$		-	9	-	
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage	$V_{SD}$	$I_S=-1.7A, V_{GS}=0V$ $T_j=25^\circ\text{C}$	-	-	-1.2	V


## Notes:

1. Device mounted on FR-4 PC board, with minimum recommended pad layout, single sided.
2. The data tested by pulsed, pulse width  $\leq 10\mu s$ , duty cycle  $\leq 2\%$
3. The EAS data shows Max. rating. The test condition is  $V_{DD}=-25V, V_{GS}=-10V, L=0.5mH$
4. The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation


### Typical Electrical and Thermal Characteristics




**Figure 1 Output Characteristics**




**Figure 2 Transfer Characteristics**




**Figure 3 Rdson- Drain Current**




**Figure 4 Rdson-Junction Temperature**




**Figure 5 Gate Charge**




**Figure 6 Source- Drain Diode Forward**




**Figure 7 Capacitance vs Vds**




**Figure 8 Safe Operation Area**



**Figure 9 BV<sub>DSS</sub> vs Junction Temperature**



**Figure 10 ID Current Derating vs Junction Temperature**



**Figure 11 Normalized Maximum Transient Thermal Impedance**

# YK130P04-D5

## P-Channel Enhancement Mode Field Effect Transistor



康比電子  
HORNBY ELECTRONIC






Figure 12 Single Pulse Power Rating Junction-to-Ambient

### PDFN5\*6-8L Package Information



PDFN5*6-8L		
Dimension	Min.	Max.
A	4.824	4.976
B	5.674	5.826
C	0.900	1.000
D	0.350	0.450
E	0.559	0.711
F	0.574	0.726
G	1.250	1.290
H	0.424	0.576
I	1.190	1.390
J	0.154	0.354
K	5.974	6.126
L	4.944	5.096
M	3.910	4.110
N	3.375	3.575