

# YK3404A

## N-Channel Enhancement Mode Field Effect Transistor



康比電子  
HORNBY ELECTRONIC

### General Description



The YK3404A uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a Battery protection or in other Switching application.

### Application

- PWM application
- Load switch
- Power management

### Features

- $V_{DS} = 30V, I_D = 5.8A$   
 $R_{DS(ON)} < 40m\Omega @ V_{GS}=4.5V$   
 $R_{DS(ON)} < 28m\Omega @ V_{GS}=10V$
- High power and current handing capability
- Lead free product is acquired
- Surface mount package



### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
A49T	YK3404A	SOT-23	Ø180mm	8mm	3000 units

### Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DSS}$	30	V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$	V
Drain Current-Continuous $V_{GS}=4.5V$ , @ $T_a=25^\circ C$	$I_D$	5.8	A
Drain Current -Pulsed <sup>Note1</sup>	$I_{DM}$	20	A
Maximum Power Dissipation @ $T_a=25^\circ C$	$P_D$	1.4	W
Operating Junction and Storage Temperature Range	$T_J$	-55 ~ +150	°C

### Thermal Characteristics

Thermal Resistance, Junction-to-Ambient <sup>Note2</sup>	$R_{0JA}$	89	°C/W
--	-----------	----	------

# YK3404A

## N-Channel Enhancement Mode Field Effect Transistor



康比電子  
HORNBYS ELECTRONIC

### Electrical Characteristics ( $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	30	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=30V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_{DS}=250\mu A$	1.2	1.6	2.4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_{DS}=5A$	-	20	28	$m\Omega$
		$V_{GS}=4.5V, I_{DS}=4A$	-	27	40	
Forward Transconductance	$g_{FS}$	$V_{DS}=5V, I_D=5A$	-	15	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{iss}$	$V_{DS}=15V, V_{GS}=0V, F=1.0MHz$	-	485	-	pF
Output Capacitance	$C_{oss}$		-	65	-	
Reverse Transfer Capacitance	$C_{rss}$		-	54	-	
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$T_{d(on)}$	$VDD=15V, RL=3\Omega$ $VGS=10V, RGEN=3\Omega$	-	5	-	ns
Turn-on Rise Time	$T_r$		-	3	-	
Turn-Off Delay Time	$T_{d(OFF)}$		-	15	-	
Turn-Off Fall Time	$T_f$		-	3.5	-	
Total Gate Charge	$Q_g$	$VDS=15V, ID=5A,$ $VGS=10V$	-	13	-	nC
Gate-Source Charge	$Q_{gs}$		-	2	-	
Gate-Drain Charge	$Q_{gd}$		-	2.6	-	
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{SD}$	$VGS=0V, IS=5A$ $Tj = 25^\circ C$	-	-	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$I_S$		-	-	5.8	A

#### Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

# YK3404A

N-Channel Enhancement Mode Field Effect Transistor



康比電子  
HORNY ELECTRONIC

## Typical Electrical and Thermal Characteristics




Figure 1:Switching Test Circuit




Figure 2:Switching Waveforms




Figure 3 Output Characteristics




Figure 4 Transfer Characteristics




Figure 5 Drain-Source On-Resistance





Figure 6 Drain-Source On-Resistance

# YK3404A


*N-Channel Enhancement Mode Field Effect Transistor*




康比電子  
HORNBY ELECTRONIC




**Figure 7**  $R_{DS(on)}$  vs  $V_{GS}$



**Figure 8** Power Dissipation




**Figure 9** Gate Charge




**Figure 10** Source- Drain Diode Forward

**Figure 9** Gate Charge



**Figure 11** Capacitance vs  $V_{DS}$



**Figure 12** Safe Operation Area




Figure 13 Normalized Maximum Transient Thermal Impedance

## SOT-23 Package Information

