

YK900P04



康比電子
HORNBY ELECTRONIC

P-Channel Enhancement Mode Field Effect Transistor

General Description

The YK900P04 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a load switch or in PWM applications.



Application

- PWM application
- Load switch
- Power management

Features

$V_{DS} = -40V, I_D = -3A$
 $R_{DS(ON)} < 85m\Omega @ V_{GS} = -10V$
 $R_{DS(ON)} < 100m\Omega @ V_{GS} = -4.5V$

- High power and current handing capability
- Lead free product is acquired
- Surface mount package



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
900P04	YK900P04	SOT-23	Ø180mm	8mm	3000 units

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DSS}	-40	V
Gate-Source Voltage	V_{GSS}	± 20	V
Drain Current-Continuous $V_{GS} = -4.5V$, @ $T_A = 25^\circ C$ (Note 1)	I_D	-3	A
Drain Current –Pulsed	I_{DM}	-30	A
Maximum Power Dissipation @ $T_A = 25^\circ C$	P_D	2.5	W
Single pulse avalanche energy (Note 3)	EAS	11	mJ
Operating Junction and Storage Temperature Range	T_J	-55 ~ +150	°C

Thermal Characteristics

Thermal Resistance, Junction-to-Ambient (Note 1)	R_{thJA}	100	°C/W
--	------------	-----	------

YK900P04

P-Channel Enhancement Mode Field Effect Transistor



康比電子
HORNBY ELECTRONIC

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = -250\mu\text{A}$	-40	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}} = -40\text{V}, \text{V}_{\text{GS}} = 0\text{V}$	-	-	-1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}} = \pm 20\text{V}, \text{V}_{\text{DS}} = 0\text{V}$	-	-	± 100	nA
On Characteristics						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_{\text{DS}} = -250\mu\text{A}$	-1	-1.4	-2.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}} = -10\text{V}, \text{I}_{\text{DS}} = -3\text{A}$	-	60	85	$\text{m}\Omega$
		$\text{V}_{\text{GS}} = -4.5\text{V}, \text{I}_{\text{DS}} = -2\text{A}$	-	70	100	
Gate Resistance	R_g	$\text{V}_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$	-	25	-	Ω
Dynamic Characteristics						
Input Capacitance	C_{iss}	$\text{V}_{\text{GS}} = 0\text{V}$ $\text{V}_{\text{DS}} = -20\text{V}$ $f = 1.0\text{MHz}$	-	597	-	pF
Output Capacitance	C_{oss}		-	51	-	
Reverse Transfer Capacitance	C_{rss}		-	41	-	
Switching Characteristics						
Turn-on Delay Time (Note 4)	$\text{T}_{\text{d}(\text{on})}$	$\text{VDD} = -20\text{V}$ $\text{VGS} = -10\text{V}$ $\text{ID} = -5\text{A}$ $\text{RG} = 2.5\Omega$	-	6.5	-	ns
Turn-on Rise Time (Note 4)	T_r		-	14	-	
Turn-Off Delay Time (Note 4)	$\text{T}_{\text{d}(\text{OFF})}$		-	34	-	
Turn-Off Fall Time (Note 4)	T_f		-	18	-	
Total Gate Charge	Q_g	$\text{VDD} = -20\text{V}$ $\text{VGS} = -10\text{V}$ $\text{ID} = -3\text{A}$	-	14.5	-	nC
Gate-Source Charge	Q_{gs}		-	2.4	-	
Gate-Drain Charge	Q_{gd}		-	2.1	-	
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 2)	V_{SD}	$\text{I}_S = -5\text{A}, \text{V}_{\text{GS}} = 0\text{V}$ $\text{T}_j = 25^\circ\text{C}$	-	-	-1.2	V

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper
- The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- The EAS data shows Max. rating. The test condition is $\text{VDD} = 25\text{V}$, $\text{VGS} = 10\text{V}$, $L = 0.1\text{mH}$
- Guaranteed by design, not subject to production

Typical Electrical and Thermal Characteristics




Fig 1 Power Dissipation




Fig 2 Drain Current




Fig 3 Typical Output Characteristics




Fig 4 On-Resistance vs. Drain Current and Gate Voltage




Fig 5 On-Resistance vs. Gate-Source Voltage




Fig 6 Body-Diode Characteristics

YK900P04

P-Channel Enhancement Mode Field Effect Transistor



康比電子
HORNBY ELECTRONIC




Fig 7 Normalized On-Resistance vs. Junction Temperature




Fig 8 Transfer Characteristics




Fig 9 Capacitance Characteristics




Fig 10 Gate-Charge Characteristics




Fig 11 Normalized Breakdown Voltage vs. Junction Temperature




Fig 12 Normalized V_{G |} vs. Junction Temperature




Fig 13 Safe Operation Area




Fig 14 Maximum transient thermal impedance

SOT-23 Package Information

